Einzelmaske über verfahren und einrichtung

Single mask via method and device

Procede et dispositif a trou de liaison par masque

Patent Citations (6)

    Publication numberPublication dateAssigneeTitle
    DE-10136716-A1February 13, 2003Infineon Technologies AgDRAM-Speicherbauelement und Verfahren zum Herstellen eines DRAM-Speicherbauelements
    US-2001006257-A1July 05, 2001Chian-Gauh Shih, Hsin-Pang LuMethod of fabricating a three-dimensional system-on-chip and its structure
    US-2002094661-A1July 18, 2002ZiptronixThree dimensional device intergration method and intergrated device
    US-2003157748-A1August 21, 2003Kim Sarah E., List R. Scott, Kellar Scot A.Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices
    US-5489554-AFebruary 06, 1996Hughes Aircraft CompanyMethod of making a 3-dimensional circuit assembly having electrical contacts that extend through the IC layer
    US-5851894-ADecember 22, 1998Fraunhofer-Gesellschaft Zur Foerderung Der Angewandten Forschung E.V.Method of vertically integrating microelectronic systems

NO-Patent Citations (0)


Cited By (0)

    Publication numberPublication dateAssigneeTitle