Reduzierung fraktionaler sporne durch einen funkuhr-jitter

Fractional spur reduction using controlled clock jitter

Réduction de parasites fractionnaires par gigue d'horloge contrôlée

Patent Citations (4)

    Publication numberPublication dateAssigneeTitle
    US-2002043992-A1April 18, 2002Mccune Earl W., Sander Wendell B.Sigma-delta-based frequency synthesis
    US-2009081984-A1March 26, 2009Motorola, Inc.Method and apparatus for spur reduction in a frequency synthesizer
    WO-02095943-A2November 28, 2002Vasily Grigorievich AtyuninProgrammable self-calibrating vernier and method
    WO-03024005-A1March 20, 2003Telefonaktiebolaget L M Ericsson (Publ)Production d'un signal de sortie de boucle a phase asservie presentant des composantes spectrales parasites reduites

NO-Patent Citations (2)

    Title
    See also references of WO 2012015829A1
    TIAN XIA ET AL: "Delay chain based programmable jitter generator", TEST SYMPOSIUM, 2004. ETS 2004. PROCEEDINGS. NINTH IEEE EUROPEAN CORSICA, FRANCE 23-26 MAY 2004, PISCATAWAY, NJ, USA,IEEE, 23 May 2004 (2004-05-23), pages 16 - 21, XP010733285, ISBN: 978-0-7695-2119-0, DOI: 10.1109/ETSYM.2004.1347578

Cited By (0)

    Publication numberPublication dateAssigneeTitle